Daquan Yu, Embedded Silicon Fan‐Out (eSiFO) Technology for Wafer‐Level System Integration, pp169-184, Chapter 8, Advances in Embedded and Fan-Out Wafer Level Packaging Technologies, 2019, Wiley-IEEE Press
Yongqin Cui, Shijie Jian, Cheng Chen, Yuanwei Lin , Ziduo Su, Haimiao Zhang, Renzhi Yuan1, Zhenpeng Chen, Zihan Dong, Lu Li, Qiushi Xie, Chun Wang, Shengjun Guo, Xiaoxin Wang, Daquan Yu* and Dongsan Li, Uniformity improvement of deep silicon cavities fabricated by plasma etching with 12-inch wafer level [J], Journal of Micromechanics and Microengineering, 29(2019)105010
Cheng Chen, Daquan Yu*, Teng Wang, Zhiyi Xiao, Lixi Wan, Warpage Prediction and Optimization for Embedded Silicon Fan Out (eSiFO) Wafer Level Packaging based on an Extended Theoretical Model [J], IEEE Transactions on Components Packaging and Manufacturing Technology, 2019, 9(5):845-853.
YAO M. J., ZHAO N., WANG T., YU D. Q., XIAO Z. Y., MA H. T., Study of three-dimensional small chip stacking using low cost wafer-level micro-bump/dry film adhesive hybrid bonding and via-last TSVs [J]. Journal of Electronic Materials, 2018, 47(12): 7544–7557
YAO M. J., ZHAO N., WANG T., YU D. Q., XIAO Z. Y., MA H. T., Optimization and characterization of low temperature wafer level hybrid bonding using photopatternable dry film adhesive and symmetric micro Cu pillar solder bumps [J]. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2018, 8(10): 1855-1862